

# Memory Bandwidth Regulation for Multiframe Task Sets

Muhammad Ali Awan, Pedro F. Souto, Konstantinos Bletsas,  
Benny Akesson, and Eduardo Tovar





**CISTER** – Research Centre in  
Real-Time & Embedded Computing Systems


# Outline

- Motivation and system model
- Background
- Our approach
- Computation time
- Heuristics
- Evaluation
- Conclusions

# Motivation



# Task Model



Multiframe task-model


Preemptive fixed  
priority scheduling

Independent  
sporadic tasks

No-migration


Deadline  
monotonic

# Platform Model



# Memory Access Regulation Model


## Memory accesses regulated by MemGuard



Uneven memory bandwidth across cores




# Memory-aware schedulability analysis



# Schedulability analysis of Multiframe tasks

Maximum cumulative execution requirement (Baruah's approach)

For two frames =  $\text{Max}(a, b, c, d)$



For three frames =  $\text{Max}(w, x, y, z)$


Compute number of jobs for each higher priority task

Sum their maximum cumulative execution requirement



# Why SOTA solutions do not work

Sequence



Task parameters

- Period of 10
- Three frames

|                |          |   |
|----------------|----------|---|
| F <sup>1</sup> | <u>1</u> | C = 1 (C <sup>m</sup> = 0 , C <sup>e</sup> = 1) |
| F <sup>2</sup> | <u>2</u> | C = 2 (C <sup>m</sup> = 2 , C <sup>e</sup> = 0) |
| F <sup>3</sup> | <u>3</u> | C = 3 (C <sup>m</sup> = 1 , C <sup>e</sup> = 2) |

t = 34

| Sequence       | Total WCET | Total memory accesses |
|----------------|------------|-----------------------|
| S <sup>1</sup> | 7          | 3                     |
| S <sup>2</sup> | 8          | <u>5</u>              |
| S <sup>3</sup> | <u>9</u>   | 4                     |

t = 5

| Sequence       | Total WCET | Total memory accesses |
|----------------|------------|-----------------------|
| S <sup>1</sup> | 1          | 0                     |
| S <sup>2</sup> | 2          | <u>2</u>              |
| S <sup>3</sup> | <u>3</u>   | 1                     |

$$\text{WCRT} = \text{Stall} + \text{Interference of higher priority tasks} + (C^e + C^m)$$

# Main contributions

Worst-case memory stall for  
multiframe task-model

Stall-aware schedulability analysis  
for multiframe task-model

Five memory bandwidth and  
task-to-core allocation heuristics

# Our proposed schedulability analysis


$$WCRT^{F1} = \text{Stall} + \text{Interference of higher priority tasks} + (C^{e,F1} + C^{m,F1})$$

$$WCRT^{F2} = \text{Stall} + \text{Interference of higher priority tasks} + (C^{e,F2} + C^{m,F2})$$

$$WCRT^{Fn} = \text{Stall} + \text{Interference of higher priority tasks} + (C^{e,Fn} + C^{m,Fn})$$

$$WCRT = \text{Max}(WCRT^{F1}, WCRT^{F2}, \dots, WCRT^{Fn})$$

# Example



$$S^{1,A} = \{F^{1,A}, F^{2,A}\}$$


$$S^{2,A} = \{F^{2,A}, F^{3,A}\}$$

$$S^{3,A} = \{F^{3,A}, F^{1,A}\}$$

Cartesian product of sequences =  
 $\{ (S^{1,A}, S^{1,B}), (S^{1,A}, S^{2,B}), (S^{1,A}, S^{3,B}), (S^{1,A}, S^{4,B}),$   
 $(S^{2,A}, S^{1,B}), (S^{2,A}, S^{2,B}), (S^{2,A}, S^{3,B}), (S^{2,A}, S^{4,B}),$   
 $(S^{3,A}, S^{1,B}), (S^{3,A}, S^{2,B}), (S^{3,A}, S^{3,B}), (S^{3,A}, S^{4,B}) \}$

Or

$$\{ \Theta^1, \quad \Theta^2, \quad \Theta^3, \quad \Theta^4, \\ \Theta^5, \quad \Theta^6, \quad \Theta^7, \quad \Theta^8, \\ \Theta^9, \quad \Theta^{10}, \quad \Theta^{11}, \quad \Theta^{12} \}$$



$$S^{1,B} = \{F^{1,B}, F^{2,B}, F^{3,B}\}$$

$$S^{2,B} = \{F^{2,B}, F^{3,B}, F^{4,B}\}$$

$$S^{3,B} = \{F^{3,B}, F^{4,B}, F^{1,B}\}$$

$$S^{4,B} = \{F^{4,B}, F^{1,B}, F^{2,B}\}$$

In  $(k+1)^{th}$  iteration, for each tuple  $\Theta^x$  compute stall and interference

$$WCRT^{Fx} \mid (k+1) = \text{Stall}(\Theta^x) + \text{Interference of higher priority tasks}(\Theta^x) + (C^{e,Fx} + C^{m,Fx}), \text{ where } x = \{1, 2, \dots, 12\}$$

Select tuple that gives the maximum memory regulation stall and interference.

# Reducing computational cost

## No. of Frames

For any two frames

$F^i \geq F^j$ , iff

$$C^{e,i} \geq C^{e,j} \text{ and } C^{m,i} \geq C^{m,j}$$

Or

$$(C^{e,i}, C^{m,i}) \geq (C^{e,j}, C^{m,j})$$

It is sufficient to check  
only WCRT of  $F^i$

## No. of Sequences

For any two sequences

$S^x \geq S^y$ , iff

$$C_{S^x}^e \geq C_{S^y}^e \text{ and } C_{S^x}^m \geq C_{S^y}^m$$

Or

$$(C_{S^x}^e, C_{S^x}^m) \geq (C_{S^y}^e, C_{S^y}^m)$$

It is sufficient to check  
only sequence  $S^x$

## No. of tuples

For any two tuple

$\Theta^x \geq \Theta^y$ , iff

$$C_{\Theta^x}^e \geq C_{\Theta^y}^e \text{ and } C_{\Theta^x}^m \geq C_{\Theta^y}^m$$


Or

$$(C_{\Theta^x}^e, C_{\Theta^x}^m) \geq (C_{\Theta^y}^e, C_{\Theta^y}^m)$$

It is sufficient to check  
only tuple  $\Theta^x$

# Tightness vs computational cost

Sequence



## Task parameters

- Period of 10
- Three frames

|                |   |                                   |
|----------------|---|-----------------------------------|
| F <sup>1</sup> | 1 | $C = 1$ ( $C^m = 0$ , $C^e = 1$ ) |
| F <sup>2</sup> | 2 | $C = 2$ ( $C^m = 2$ , $C^e = 0$ ) |
| F <sup>3</sup> | 3 | $C = 3$ ( $C^m = 1$ , $C^e = 2$ ) |

$t = 34$


| Sequence       | Total WCET | Total memory accesses | Total CPU Computation |
|----------------|------------|-----------------------|-----------------------|
| S <sup>1</sup> | 7          | 3                     | 4                     |
| S <sup>2</sup> | 8          | 5                     | 3                     |
| S <sup>3</sup> | 9          | 4                     | 5                     |

| Sequence        | Total WCET | Total memory accesses | Total CPU Computation |
|-----------------|------------|-----------------------|-----------------------|
| S <sup>12</sup> | 8          | 5                     | 4                     |
| S <sup>3</sup>  | 9          | 4                     | 5                     |

| Sequence         | Total WCET | Total memory accesses | Total CPU Computation |
|------------------|------------|-----------------------|-----------------------|
| S <sup>123</sup> | 9          | 5                     | 5                     |

# Implementation details

For each task





# Task-to-core and Memory Bandwidth allocation

## Even First-Fit

- Each Core has equal memory bandwidth share
- First-fit bin packing for task-to-core analysis

## Five Heuristics

## Uneven First-Fit

- Initially each Core has equal memory bandwidth share
- Trim-off memory bandwidth, if tasks are not schedulable with equal memory bandwidth
- Use this trimmed bandwidth to schedule remaining tasks

Priority assignment:  
Deadline monotonic

## Memory-fit

- Assign a task to a core that requires minimum memory bandwidth

## Memory density worst-fit

- Sort cores in non-increasing order of energy density
- Assign task to a core with that gives minimum increase in memory density



## Total density worst-fit

- Similar to memory density worst-fit, except it uses total density instead of memory density


# Experimental Setup

- Utilization: UUnifast-discard algorithm
- Inter-arrival time: Log-uniform distribution (10 ms- 1 s)
- WCET of first frame = inter-arrival time  $\times$  Utilization
- Implicit deadlines (though algorithm works for constrained deadlines)
- Number of frames: Selected randomly
- WCET of other frames
  - Randomly selected with log-uniform distribution
  - Between user define value and WCET of first frame
- Memory accesses of each frame
  - Selected randomly
  - Memory access time is 40 nsec
  - Regulation period length is 100 msec
- 1000 random task-sets per set point

# Results



MF-FA is 11x times faster than MF-TA with 3.7% decreases in terms of schedulability success ratio



# Conclusions

- Stall-aware schedulability analysis for multiframe task sets on multicore platforms
- Provided techniques to reduce the computation time
- Has possibility to trade-off tightness vs computation time
- Improved schedulability success ratio up to 85% when compared to frame-agonistic stall-aware analysis
- Achieved 11-fold speed up with 3.7% loss in schedulability
- Proposed five memory bandwidth and task-to-core allocation heuristics

# Questions ?



**CISTER** - Research Centre in  
Real-Time & Embedded Computing Systems

# Main idea

