

NEST



T-CREST



COBRA – CA104

A Reconfigurable Real-Time SDRAM Controller for Mixed Time-Criticality Systems

CODES+ISSS

30-09-2013

Sven Goossens, Jasper Kuijsten,
Benny Akesson, Kees Goossens



TU / **e**


Technische Universiteit
Eindhoven
University of Technology

Where innovation starts


Problem Statement

2/26

- Without special measures:
 - Resource sharing makes functional and timing behavior interdependent
 - Verification effort grows exponentially with the number of applications
 - Can only be done after integration (and may need to be repeated!)




Verification scenarios:



The CompSOC approach

3/26

- *Virtual execution platforms*
- Isolation to reduce verification scenarios:
 - **Predictable virtual platforms**
 - performance isolation (resource budgets)
 - For analyzable firm real-time applications
 - **Composable virtual platforms**
 - Complete cycle-level temporal isolation:
For verification by simulation
- Applications run in their own virtual platform
- The physical SoC resources are designed to eliminate interference
- Allows independent application development and verification
- ***We focus on the SDRAM resource***



This work has 3 main contributions:

1. Run-time reconfigurable SDRAM controller architecture
 - (vs. static, single configuration in existing work)
 - SystemC and VHDL (FPGA) prototype
2. Predictable and composable service through *composable memory patterns*
3. Shared through a run-time reconfigurable TDM arbiter, allowing reallocation of TDM slots in a predictable and composable way

Introduction

Background

Reconfigurable Controller Architecture

Composable Memory Patterns


Reconfigurable TDM Arbiter

Experiments


Conclusions

SDRAM

6/26



Galaxy S4 mainboard (Source: gizmondo.com)




- SDRAM consists of multiple **banks**, that each have **rows** and **columns**
- To read/write, a row in a bank first has to be **activated**
- Each bank can have only one active row
- After reading/writing, a row has to be **precharged** before another row can be activated

SDRAM Accesses

7/26

- For an LPDDR3-1600 (800 MHz):





Naïve command scheduling → low worst-case efficiency

Predictable SDRAM Patterns

8/26

- Basic idea: generate valid command series or **patterns** at design time, schedule them at run time.
- (Note: Switching patterns consist only of NOPs)



Introduction

Background: Predictable SDRAM

Reconfigurable Controller Architecture

Composable Memory Patterns


Reconfigurable TDM Arbiter

Experiments

Conclusions

Reconfigurable Controller Architecture

10/26



Run-time reconfiguration infrastructure (memory mapped)



Reconfigurable TDM arbiter (predictable and composable during reconfiguration)



Reconfigurable back-end, using composable patterns.

- Patterns are reprogrammable at run time.
- Different pattern → different worst-case bandwidth, latency and power trade-off.
- Allows different trade-off per use case.

Details of the back-end, and FPGA synthesis results → In paper

Introduction

Background: Predictable SDRAM

Reconfigurable Controller Architecture

Composable Memory Patterns

Reconfigurable TDM Arbiter

Experiments


Conclusions

Composable Memory Patterns

12/26


- Goal: make SDRAM accesses composable → complete isolation of clients → slots always start at the same time

Predictable patterns:



Predictable patterns have non-constant slot sizes → not composable

Composable patterns:




Eliminate switching patterns, make remaining pattern lengths equal

Composable Patterns Generation

13/26


Naïve solution:




merge, max:




Proposed method:



slice:



Added NOPs



- (Note: we only slice within the switching patterns, which contain only NOPs)
- Minimizes impact on worst-case efficiency to 1 cycle (in case the total length is odd)
- (In paper) For a range of memories: **average efficiency loss of 0.22%** (2.6% max)

Introduction

Background: Predictable SDRAM

Reconfigurable Controller Architecture

Composable Memory Patterns

Reconfigurable TDM Arbiter

Experiments

Conclusions

Reconfiguring a TDM Arbiter

15/26

TDM table, 5 slots, 5 applications (A-E)



→
Time



↑
Reconfiguration event:
de-allocate E, move A, add F

Naive reconfiguration
flow:

1. De-allocate
finished app.



2. Move
persistent app.

3. Allocate new
app.

Reconfiguring a TDM Arbiter

16/26

TDM table, 5 slots, 5 applications (A-E)




Can this effect violate the performance guarantees given to A?

TDM Latency-rate Server

17/26


- Guarantee based on two parameters:
 - Client gets a minimum allocated rate (ρ),
 - After a maximum service latency (Θ)
- (As long as the client produces enough requests to stay busy)



TDM Latency-rate Server

18/26

We model the reconfiguration as a hand-over between two independent latency-rate servers.



1. Deallocate finished app.

2a. Move: allocate new slots


2b. Move: de-allocate old slots

3. Allocate new app.

- The **distance** between step 2a and 2b matters


TDM Latency-rate Server

19/26



TDM Latency-rate Server

20/26



- If the distance between the “switch on” and “switch off” event is **at least Θ** , then the original guarantees remain valid during reconfiguration.
- The paper contains a mathematical proof for this property and a description of the hardware implementation.

Introduction

Background: Predictable SDRAM

Reconfigurable Controller Architecture

Composable Memory Patterns

Reconfigurable TDM Arbiter

Experiments

Conclusions

Composability Experiment (FPGA)

22/26

- Two MicroBlaze cores (MB1, MB2) connected to a DMA
 - synthetic application generates traffic at 90 MB/s
 - record timestamps in request/response buffers
- Six experiments:
 - Using 1) Predictable patterns, 2) Composable patterns:

A) Reference run:



B) Interference run:



C) Reconfiguration run:




32 μ s↓



Predictable patterns (FPGA)


23/26



- MB2's behavior varies wildly across runs, as a result of the interference from MB1
→ Not composable (verification for MB2 has to take MB1 in to account)

Composability Experiment (FPGA)

24/26



- MB2's behavior is constant across runs, MB1 has no influence
→ Composable (can be verified independently)

Introduction

Background: Predictable SDRAM

Reconfigurable Controller Architecture

Composable Memory Patterns

Reconfigurable TDM Arbiter



Experiments

Conclusions

Conclusions

26/26

- Run-time reconfigurable SDRAM controller architecture.
 - Memory-mapped configuration ports to various components.
 - FPGA & SystemC implementation.
- Predictable and composable service through *composable memory patterns*
 - Each access has the same length, no explicit switching patterns.
 - *Max. 2.6% overhead*
- TDM reallocation in a predictable and composable way.
 - by enforcing a minimal distance between allocation and de-allocation of slots.
 - Demonstrated on FPGA



- For further information:
www.compsoc.eu

Sven Goossens <s.l.m.goossens@tue.nl>

Jasper Kuijsten <jasperkuijsten@gmail.com>

Benny Akesson <kessoben@fel.cvut.cz>

Kees Goossens <k.g.w.goossens@tue.nl>

Electronic Systems Group
Electrical Engineering Faculty
Eindhoven University of Technology