

A Reconfigurable Real-Time SDRAM Controller for Mixed Time-Criticality Systems

CODES+ISSS 30-09-2013

Sven Goossens, Jasper Kuijsten, Benny Akesson, Kees Goossens




Technische Universiteit Eindhoven University of Technology

Where innovation starts


Problem Statement

- Without special measures:
 - Resource sharing makes functional and timing behavior interdependent
 - Verification effort grows exponentially with the number of applications
 - Can only be done after integration (and may need to be repeated!)




The CompSOC approach

- Virtual execution platforms
- Isolation to reduce verification scenarios:
 - Predictable virtual platforms
 - performance isolation (resource budgets)
 - For analyzable firm real-time applications
 - Composable virtual platforms
 - Complete cycle-level temporal isolation:
 For verification by simulation
- Applications run in their own virtual platform
- The physical SoC resources are designed to eliminate interference
- Allows independent application development and verification
- We focus on the SDRAM resource









This work has 3 main contributions:

- 1. Run-time reconfigurable SDRAM controller architecture
 - (vs. static, single configuration in existing work)
 - SystemC and VHDL (FPGA) prototype
- 2. Predictable and composable service through composable memory patterns
- Shared through a run-time reconfigurable TDM arbiter, allowing reallocation of TDM slots in a predictable and composable way



Background


Reconfigurable Controller Architecture

Composable Memory Patterns

Reconfigurable TDM Arbiter

Experiments






- SDRAM consists of multiple banks, that each have rows and columns
- To read/write, a row in a bank first has to be activated
- Each bank can have only one active row
- After reading/writing, a row has to be precharged before another row can be activated



For an LPDDR3-1600 (800 MHz):




Naïve command scheduling → low worst-case efficiency



Predictable SDRAM Patterns

- Basic idea: generate valid command series or **patterns** at design time, schedule them at run time.
- (Note: Switching patterns consist only of NOPs)



Background: Predictable SDRAM


Reconfigurable Controller Architecture

Composable Memory Patterns

Reconfigurable TDM Arbiter

Experiments





- Run-time reconfiguration infrastructure (memory mapped)
- Reconfigurable TDM arbiter (predictable and composable during reconfiguration)
- Reconfigurable back-end, using composable patterns.
 - Patterns are reprogrammable at run time.
 - Different pattern → different worst-case bandwidth, latency and power trade-off.
 - Allows different trade-off per use case.

Details of the back-end, and FPGA synthesis results → In paper



Background: Predictable SDRAM

Reconfigurable Controller Architecture

Composable Memory Patterns


Reconfigurable TDM Arbiter

Experiments




Composable Memory Patterns

 Goal: make SDRAM accesses composable → complete isolation of clients → slots always start at the same time




Predictable patterns have non-constant slot sizes \rightarrow not composable



Eliminate switching patterns, make remaining pattern lengths equal



Composable Patterns Generation



- (Note: we only slice within the switching patterns, which contain only NOPs)
- Minimizes impact on worst-case efficiency to 1 cycle (in case the total length is odd)
- (In paper) For a range of memories: average efficiency loss of 0.22% (2.6% max)



Background: Predictable SDRAM

Reconfigurable Controller Architecture

Composable Memory Patterns

Reconfigurable TDM Arbiter


Experiments




Reconfiguring a TDM Arbiter

15/26

TDM table, 5 slots, 5 applications (A-E)





Reconfiguration event: de-allocate E, move A, add F

Naive reconfiguration flow:


1. De-allocate persistent app.

2. Move persistent app.


3. Allocate new app.



TDM table, 5 slots, 5 applications (A-E)




A's request arrives (just too late for the start of the slot)



Can this effect violate the performance guarantees given to A?




- Guarantee based on two parameters:
 - Client gets a minimum allocated rate (ρ),
 - After a maximum service latency (Θ)
- (As long as the client produces enough requests to stay busy)






We model the reconfiguration as a hand-over between two independent latency-rate servers.

Received ser




The distance between step 2a and 2b matters









- If the distance between the "switch on" and "switch off" event is **at least Θ**, then the original guarantees remain valid during reconfiguration.
- The paper contains a mathematical proof for this property and a description of the hardware implementation.



Background: Predictable SDRAM

Reconfigurable Controller Architecture

Composable Memory Patterns

Reconfigurable TDM Arbiter

Experiments



Composablity Experiment (FPGA)

- Two MicroBlaze cores (MB1, MB2) connected to a DMA
 - synthetic application generates traffic at 90 MB/s
 - record timestamps in request/response buffers
- Six experiments:
 - Using 1) Predictable patterns, 2) Composable patterns:


A) Reference run:



B) Interference run:




C) Reconfiguration run:





Predictable patterns (FPGA)




- MB2's behavior varies wildly across runs, as a result of the interference from MB1
 - → Not composable (verification for MB2 has to take MB1 in to account)



Composability Experiment (FPGA)





Arrival time [µs]

- MB2's behavior is constant across runs, MB1 has no influence
 Composable (can be verified independently)
- Tule Technische Universiteit Eindhoven University of Technology

Background: Predictable SDRAM

Reconfigurable Controller Architecture

Composable Memory Patterns


Reconfigurable TDM Arbiter

Experiments



- Run-time reconfigurable SDRAM controller architecture.
 - Memory-mapped configuration ports to various components.
 - FPGA & SystemC implementation.

- Predictable and composable service through composable memory patterns
 - Each access has the same length, no explicit switching patterns.
 - Max. 2.6% overhead



- TDM reallocation in a predictable and composable way.
 - by enforcing a minimal distance between allocation and de-allocation of slots.
 - Demonstrated on FPGA



For further information:

www.compsoc.eu

Sven Goossens <s.l.m.goossens@tue.nl>
Jasper Kuijsten <jasperkuijsten@gmail.com>
Benny Akesson <kessoben@fel.cvut.cz>
Kees Goossens <k.g.w.goossens@tue.nl>

Electronic Systems Group Electrical Engineering Faculty Eindhoven University of Technology

